Interest in stochastic computing (SC) has been growing due to the need for low-cost circuitry in areas like image processing and machine learning. While combinational stochastic circuits are relatively easy to design, their limitations such as having few implementable functions and inaccuracies due to correlation, call for sequential components and design methods. The theory underlying sequential stochastic circuits is not fully understood, however. Almost all existing sequential SC circuits fall into the up/down-counter-based (UCB) class. In this paper, we identify and investigate a new SC circuit class: shift-register-based (SRB). We focus on the properties of SRB circuits and demonstrate their central role in stochastic computing. This leads to an algorithm MOUSE for sequential design optimization. By exploiting sequential stochastic equivalence, MOUSE can reduce SRB circuit cost without compromising performance or accuracy.
INTRODUCTION
Stochastic computing (SC) has recently shown considerable potential in applications such as image processing [1] , artificial neural networks [4] , and ECC decoding [8] . It processes data in the form of clocked (pseudo) random sequences of 0s and 1s, referred to as stochastic numbers (SNs). SC's key advantages are very small arithmetic circuits and high tolerance of soft errors compared with conventional "binary" computing. Its drawbacks are low accuracy and complex design needs.
In SC, a set of SNs X = {X1, X2, …, Xn} with probability values {X1, X2,…, Xn} is typically applied to a combinational logic circuit C realizing some Boolean function f(x1, x2,…, xn). Viewed as a stochastic circuit, C computes an arithmetic function F(X1,X2,…, Xn) determined by f and the joint probability distribution of X [3] . For example, the AND gate of Fig. 1a has f(x1, x2) = x1  x2 and F(X1, X2) = X1•X2, assuming bit-streams X1 and X2 are independent, and so serves as a unipolar stochastic multiplier. Despite its use of bit sequences, it is tempting to treat C as part of a combinational rather than a sequential digital system. Indeed, the SC literature focuses on "combinational" design, except where sequential elements such as D flip-flops (DFFs) and feedback are explicitly added to C. It is clear, however, that the random number sources (RNSs) and the stochastic number generators (SNGs) driving the input bit sequences of C are inherently sequential. Although they are usually the costliest part of the system [11] , RNSs and SNGs are often overlooked. Here, we examine stochastic circuit behavior focusing on its overall sequential nature. This viewpoint reveals unexpected costs, as well as design limitations and opportunities. While "pure" combinational stochastic circuits are relatively easy to design, they have the big drawback of implementing very few functions. To see why, consider the class of single-input, singleoutput logic functions. It has only two members f(x) = x and g(x) = x′, corresponding to F(X) = X and G(X) = 1 − X in the stochastic domain. Thus, no single-input/output functions except F and G can be implemented exactly by a combinational stochastic circuit! Another problem is that undesired correlation among bit-streams cannot be handled by combinational circuits alone. Suppose we want to use an AND gate to compute X•X = X 2 . This requires two independent, i.e., uncorrelated, bit-streams to represent X. If the naïve scheme in Fig. 1b with two identical copies of X is used, the circuit computes X instead of X 2 , and so is a bad approximation to a squarer. This problem is resolved either by using two RNSs to generate two independent copies of X, or else by decorrelation, a process that eliminates the effect of correlation [14] . Fig. 1c shows how the AND squarer is decorrelated by a DFF which acts as a 1-bit delay element called an isolator [6] . Assuming that each bit of the SN X is independently generated, i.e., X is a Bernoulli sequence, then consecutive bits of X are also independent. Thus, the delayed version of X, namely X[1], applied to x1 and the original version X = X[0] applied to x0 are independent in every clock cycle. Hence,
2 , as desired. This highlights the fact that decorrelation makes a combinational circuit sequential. Combinational synthesis methods for SC [2] [11] expand the class of implementable functions by generating multiple independent copies of the input variable SNs, and by introducing constant SNs as ancillary inputs. The synthesis process can then focus on combinational arithmetic design. However, generation of the variable and constant inputs requires sequential elements, which make the final circuit sequential. For example, the ReSC synthesis method [11] implements functions expressed as Bernstein polynomials. A Bernstein polynomial of degree n takes the form
Given n independent versions of X to represent X, the probability that there are i 1s in the SNs is ( ) ( Figure 2 . ReSC implementation of a squarer [11] . The sequential components above the dotted line provide independent copies of SNs needed by Eq. (1).
output. By adjusting the values of the ci's, ReSC uses Bernstein polynomials to approximate a wide range of functions. Example 1. Using ReSC to synthesize F(X) = X 2 with n = 2 results in the stochastic circuit of Fig. 2 where c0 = c1 = 0 and c2 = 1. When X1 (t) = X2 (t) = 1, the combinational ones-counter outputs "2", which selects c2 = 1 to be sent to the output z. In this case, the ReSC structure is logically equivalent to an AND-gate SC multiplier. This is because z =1 if and only if x1 = x2 = 1. In Fig. 2 , while the arithmetic components below the dotted line are combinational, the pre-processing units above the dotted line are not. To generate independent copies of SNs, sequential elements are needed. Despite the prominent role of sequential components in SC, the literature on explicitly sequential stochastic circuits is small. Much of it, going back to early ADDIE designs [6] , concerns up/down-counter-based (UCB) circuits. We will point out some limitations of the UCB approach, and explore a new class of sequential stochastic circuits that we call shift-register-based (SRB), which turn out to be widespread in SC and have some distinct advantages.
BACKGROUND
Sequential elements overcome the limitations of combinational SC designs by providing multiple states that implement different stochastic functions [4] [6] . These depend on two factors: (1) the frequency or probability πi = p(S = si) for the circuit to visit a state si, and (2) the corresponding output function Fi, which is the stochastic function implemented in state si. A sequential circuit is a finite-state machine (FSM) whose behavior is defined by a state-transition graph (STG). The state behavior is probabilistic due to the randomness of the input SNs, and may be viewed as a Markov chain [7] . The long-term probability πi for the FSM to visit state si is obtained from the chain's steady-state probability distribution. The overall stochastic function realized is
Only a few FSM types have been studied in the SC context, notably Moore-type UCB circuits [4] [6] . As depicted in Fig. 3 , the STG of a UCB circuit has a "linear" structure [6] , where each state can only transition to two adjacent states. Prior work has led to many variants of the basic UCB structure. Gaines studied an element called an ADDIE, which works with an up/down counter and a global feedback loop to approximate non-linear functions [6] . Brown and Card use UCB circuits with ancillary inputs to implement functions for artificial neural networks [4] . They restrict the members of the function set F to binary constants. More recent work extends the range and efficiency of UCB designs [10] [13] . It is noteworthy that none of the above UCB models apply to the circuit for F(X) = X 4 in Fig. 4a , where three DFFs are used to generate three independent copies of X [5] . Observe that its STG ( inserting DFFs into combinational logic for decorrelation purposes [5] [14] . These DFFs create feed-forward shift registers, so we refer to the resulting sequential stochastic circuits as shiftregister based (SRB). Besides enabling decorrelation, SRB circuits enrich the class of implementable stochastic functions by producing multiple independent copies of an SN. In the squarer of Fig. 1c , the shift register shifts the input SN X by 1 bit, thereby creating the independent copy of X the multiplier needs to function as a squarer. Example 2. The circuit in Fig. 6 designed by the STRAUSS synthesizer [2] computes the (inverted) bipolar stochastic function F(X) = 0.4375  0.25X  0.5625X 2 . Although F(X) is a singleinput function, its combinational part requires two independent copies of X and four independent constant SNs c1, c2, c3, c4, each of value 0.5. The constant SNs can be generated by a 4-bit LFSR, as is done in [2] , or they can be produced by a chain of three DFFs if a random source c is available, as in Fig. 6 . Generation of all six independent inputs can be done by two shift registers as indicated in the figure. Taken together, they make the final circuit highly sequential. While shift registers are a powerful tool for decorrelation, they have only been used in ad hoc fashion in SC, as in Example 2 and in some examples in [5] [14] . In this work, we identify these circuits as members of a well-defined class of sequential stochastic circuits and investigate their role in SC. The rest of the paper systematically examines the properties of SRB circuits and the stochastic functions they implement. It also describes a Monte-Carlo algorithm that explores opportunities for optimizing SRB designs.
SRB CIRCUITS
It turns out that SRB circuits implement a classical form of FSM called a definite or finite-input-memory machine [9, Sec. 14.2]. The name reflects the fact that the current state is determined by the most recent m inputs for some fixed m. This implies that for a definite machine, every length-m input sequence is a synchronizing sequence. For example, the SRB circuit with three DFFs in Fig. 4a has an input memory of m = 3. As Fig. 5 shows, Figure 6 . Circuit [2] requiring two copies of variable SN X and four independent constant SNs generated by shift registers SR1 and SR2. Figure 7 . A general canonical single-output SRB circuit taking X1, X2, …, Xn as variable inputs and c as a constant input.
applying a 3-bit sequence like 101 leads it to s5, regardless of the initial state. While a definite FSM can have different implementations, it has a canonical form which is an SRB circuit with each shift register taking its input directly from a primary input [9] . Fig. 7 shows a canonical SRB circuit for SC purposes, where the shift registers generate multiple independent copies of the variable and constant inputs. The circuits in Figs. 4a and 6 are in canonical form. The SRB circuit in Fig. 4b is a non-canonical definite circuit since the internal shift register SR2 has an internal signal as its input. We will focus on the canonical SRB forms of definite machines. Definiteness has a useful role in SC design. As noted in [4] , sequential components can introduce autocorrelation into SNs, which may reduce overall accuracy. Further, when its input SNs change value, a sequential circuit cannot respond completely until steady state is reached. While such warmup delays can be of indefinite length in general circuits, the warmup delay of an SRB circuit is bounded by its finite input memorya definite advantage. Fig. 8 shows two SC designs realizing a complex single-input function tanh(2X). One is a UCB design from [4] ; the other is a new SRB design of similar accuracy. Fig. 8c compares the errors of the two circuits as the input changes. Both are fed with a bipolar SN of value X = 0.9 for a warmup period, then X is changed to 0.3. The figure plots the average errors against the number of clock cycles after the value transition takes place. The SRB design reaches steady state 4 cycles after the input transition, while the UCB design takes about 12 cycles. The short response time of the SRB design is due to its definiteness property, which is important in delay-sensitive applications like ECC decoding. The above observations lead directly to the following result.
Theorem 1.
The number of clock cycles required by an SRB circuit to reach a steady state is at most m, the input memory length.
SRB FUNCTIONS
Next, we examine the stochastic functions implemented by SRB circuits. We consider circuits containing a single shift register; the multiple shift-register case is similar. A shift register SR composed of m DFFs has 2 m states. Let si denote the state when SR stores bi, the radix-2 form of i. For example, when SR is composed of three DFFs and is in state s6, the DFFs are storing b6 = 110. SR's STG structure is a binary, directed de Bruijn graph, where two nodes si and sj are connected if bj is a shifted value of bi, with the empty position filled with 0 or 1. For example, the 8-node de Bruijn graph in Fig. 5 has an outgoing edge from s7 to s3, because b3 = 011 is obtained by shifting a 0 into b7 = 111. While standard methods [7] can be used to obtain the steady-state distribution of an SRB circuit, an intuitive approach is the following. With a shift register composed of m DFFs, associate a set of state groups G0, G1, …, Gm, where state si belongs to group Gj, if the number of 1s in bi is j. For example, s3, s5 and s6 in the STG of Fig. 5 belong to G2 because b3 = 011, b5 = 101 and b6 = 110 all contain two 1s. Since the FSM has an input memory of m = 3, the current state is determined by the most recent three inputs, which are stored in the DFFs. This implies that πi, the probability of visiting si, depends only on the most recent three inputs. Since the probability of seeing a 1 in the input SN X is X, the probability of receiving a 3-bit pattern with j 1s is X j (1  X) 3j . For example, the probability of receiving the pattern 101 is X 2 (1  X), which is π5, the probability of visiting s5. It follows that in a shift register with m DFFs, the steady-state probability distribution of si ∈ Gj is πi = X j (1  X) mj . This leads immediately to the next result.
Theorem 2. A single-input SRB circuit having m DFFs implements the stochastic function
which is a polynomial in X. For example, the circuit in Fig. 4a has F0 = F1 = … = F6 = 0, F7 = X and m = 3. From Eq. (2), we know immediately that it computes F(X) = F7•X 3 = X 4 , as expected. Eq. (2) is essentially equivalent to the Bernstein polynomial implemented by ReSC [11] ; see Eq. (1). This is because by setting Fi = cj for all si ∈ Gj, F(X) becomes c0 
. The term πi•p(x = b) is the probability that the machine is in state si and the current input is x = b. This is the probability of a state transition from si given input b, which we denote by p(Ti (b) ). For example, in the STG of Fig. 5, π2 •p(x = 0) = T2 (0) is the probability of being in s2 with input 0; this is also the probability of a transition from s2 to s1. We can now describe the stochastic function of a (Mealy) sequential circuit using p(Ti (b) ) and the corresponding output value fi(b) as follows:
An interesting and useful fact is that many state transitions in an SRB circuit occur with the same probability, a phenomenon Figure 9 . Pseudo-code for optimization algorithm MOUSE. seldom seen in UCB circuits. For example, in Fig. 5 , p(T7 (0) ) = p(T5 (1) ), i.e., the transition from s7 to s3, has the same probability as that from s5 to s6. We define state transitions as stochastically equivalent if they have the same probability. Eq. As Theorem 3 suggests, in sequential stochastic circuit design, especially in the SRB case, a set F of distinct FSMs can implement the same stochastic function, but with potentially different costs. This raises an interesting new design question: Find an FSM in F that, when standard optimization techniques are applied, results in the greatest hardware cost reduction. In the following section, we devise a Monte-Carlo algorithm to achieve this goal.
DESIGN OPTIMIZATION
We now outline an algorithm MOUSE (Monte-Carlo Optimization Using Stochastic Equivalence) for optimizing SRB designs. Given an SRB circuit, MOUSE randomly searches for a better design by switching state function values based on Theorem 3. The cost metric used is state count. In each iteration, MOUSE explores the space of stochastically equivalent transitions of a target circuit, and generates a new circuit implementing the same stochastic function by randomly switching equivalent state function values. A fast state reduction procedure STAMINA [12] assesses the new circuit's cost. MOUSE keeps the best design it finds until a stop criterion is met. The algorithm is summarized in Fig. 9 . The final circuit, which may implement a very different FSM, preserves all the stochastic properties of the original design, including its output function and the property of finite input memory.
Since SRB circuits are a new concept in SC and hence no suitable benchmarks are available, we assess MOUSE's performance using random circuits. Fig. 10 plots the percentage of residual states against iteration count for single-input SRB circuits produced by averaging over 500 random circuits. The state count is frequently reduced by more than 50% within 1,000 iterations.
For small FSMs such as SRB circuits with three DFFs, the state reduction process slows down and reaches its optimal value within 1,000 iterations. This is because with a small FSM, few possibilities exist for function value switches, so MOUSE can usually find a good solution after just a few iterations. Similar phenomena are observed for multi-input SRB circuits, as shown in Fig. 11 . MOUSE can also be applied to existing SRB designs for hardware cost reduction. For example, the multi-input SRB in Fig. 6 
CONCLUSIONS
We examined the role of sequential components in SC, and identified two key classes of sequential stochastic circuits, UCB and SRB. Some basic properties of SRB circuits were determined, and an optimization method MOUSE for them was given. We showed that MOUSE can effectively reduce the state count by exploiting the property of sequential stochastic equivalence.
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